首页> 外文OA文献 >System-Level Modelling and Design Space Exploration for Multiprocessor Embedded System-on-Chip Architectures
【2h】

System-Level Modelling and Design Space Exploration for Multiprocessor Embedded System-on-Chip Architectures

机译:多处理器嵌入式片上系统架构的系统级建模和设计空间探索

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Modern embedded systems come with contradictory design constraints. On one hand, these systems often target mass production and battery-based devices, and therefore should be cheap and power efficient. On the other hand, they still need to show high (sometimes real-time) performance, and often support multiple applications and standards which requires high programmability. This wide spectrum of design requirements leads to complex heterogeneous System-on-Chip (SoC) architectures -- consisting of several types of processors from fully programmable microprocessors to configurable processing cores and customized hardware components, integrated on a single chip. This study targets such multiprocessor embedded systems and strives to develop algorithms, methods, and tools to deal with a number of fundamental problems which are encountered by the system designers during the early design stages.
机译:现代嵌入式系统具有矛盾的设计约束。一方面,这些系统通常以批量生产和基于电池的设备为目标,因此应该便宜且节能。另一方面,它们仍然需要表现出较高的性能(有时是实时的),并且经常支持需要高度可编程性的多个应用程序和标准。如此广泛的设计要求导致了复杂的异构片上系统(SoC)架构-由多种类型的处理器组成,从完全可编程的微处理器到可配置的处理内核以及定制的硬件组件,均集成在单个芯片上。这项研究针对此类多处理器嵌入式系统,并致力于开发算法,方法和工具来解决系统设计人员在早期设计阶段遇到的许多基本问题。

著录项

  • 作者

    Erbas, Cagkan;

  • 作者单位
  • 年度 2006
  • 总页数
  • 原文格式 PDF
  • 正文语种
  • 中图分类

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号